All dates, times and locations of tech program events or other scheduled plans are subject to change. Please check back regularly to ensure you view the most up-to-date version of the schedule.
Colfax Developer Training (CDT) is an in-depth intensive course on efficient parallel programming of Intel Xeon family processors and Intel Xeon Phi coprocessors. The 1-day seminar (CDT 101) features presentations on the available programming models and best optimization practices for the Intel many-core platform, and on the usage of the Intel software development and diagnostic tools. CDT 101 is a pre-requisite for hands-on labs, CDT 102.
Intel Xeon Phi coprocessors, featuring the Intel Many Integrated Core (MIC) architecture, are novel many-core computing accelerators for highly parallel applications, capable of delivering greater performance per system and per watt than general-purpose CPUs. Unlike GPGPUs, they support traditional HPC programming frameworks, including OpenMP and MPI, and require the same optimization methods as multi-core CPUs.
Lecture Session • MIC architecture: purpose, organization, pre-requisites for good performance, future technology. • Programming models: native, offload, heterogeneous clustering. • Parallel frameworks: automatic vectorization, OpenMP, MPI. • Optimization Methods: general, scalar math, vectorization, multithreading, memory access, communication and special topics.
